Julie 2 months ago
Aside from Verilog, SystemVerilog, and VHDL, they also received submissions in Hardcaml, Chisel, Spade, Bluespec, Veryl, Clash, Spinal HDL, PipelineC, “and even someone’s own experimental HDL language”
add a skeleton here at some point