Aside from Verilog, SystemVerilog, and VHDL, they also received submissions in Hardcaml, Chisel, Spade, Bluespec, Veryl, Clash, Spinal HDL, PipelineC, âand even someoneâs own experimental HDL languageâ
add a skeleton here at some point
2 months ago
