Tavian Barnes
@tavianator.com
๐ค 130
๐ฅ 582
๐ 32
Aspiring computer scientist
... ask HISTORIANS???
about 2 months ago
0
6
0
New (short) blog post: sneaky git commits
tavianator.com/2025/sneaky....
loading . . .
Sneaky git commits - tavianator.com
https://tavianator.com/2025/sneaky.html
2 months ago
0
3
2
A brief history and (ab)use of __VA_OPT__:
tavianator.com/2025/cpp_chu...
loading . . .
Taking the C preprocessor to Church - tavianator.com
https://tavianator.com/2025/cpp_church.html
4 months ago
0
1
1
New blog post: parallel ./configure
tavianator.com/2025/configu...
loading . . .
Parallel ./configure - tavianator.com
https://tavianator.com/2025/configure.html
6 months ago
0
4
0
Still no sound from my laptop speakers, but at least I won't trigger a UAF anymore while I try to debug it:
lore.kernel.org/linux-sound/...
6 months ago
0
0
0
reposted by
Tavian Barnes
InstLatX64
9 months ago
I could reproduce the phenomenon with only 14 instructions on
#Intel
#GoldenCove
,
#RaptorCove
,
#RedwoodCove
. It appears only with the 64b-immediate initialization of the 2nd (3rd) operand in the -1024<=imm32<=1023 range. On
#LionCove
... 1/2
add a skeleton here at some point
1
4
3
New blog post:
tavianator.com/2025/shlx.html
loading . . .
The Alder Lake SHLX anomaly - tavianator.com
https://tavianator.com/2025/shlx.html
9 months ago
1
4
4
reposted by
Tavian Barnes
I wrote more details here:
github.com/andreas-abel...
loading . . .
uops.info Alder Lake-P latency for SHLX ยท Issue #33 ยท andreas-abel/nanoBench
https://uops.info/html-instr/SHLX_R64_R64_R64.html#ADL-P lists SHLX as having 3-cycle latency for both operands. This is in contrast to Intel's docs and InstLatx64's measurements. So what gives? I ...
https://github.com/andreas-abel/nanoBench/issues/33
9 months ago
1
5
4
So it turns out that on arm64 macOS, if you send SIGSEGV manually (kill -SEGV <pid>), the kernel fills in siginfo->si_code as if it were a "real" SIGSEGV. So your handler can't easily distinguish between a "real" and a "fake" SIGSEGV
10 months ago
1
2
0
TIL my name
10 months ago
0
2
0
A while ago I implemented some code for dynamic signal handler (un)registration:
github.com/tavianator/b...
The idea is you can call sighook(SIGINT, ...) from multiple places and all the registered hooks will get called when a signal is received.
loading . . .
https://github.com/tavianator/bfs/blob/main/src/sighook.c
10 months ago
1
0
0
Does anyone have a good writeup of the behaviour of explicit prefetches on modern x86 uarches? In particular the cost of prefetching an invalid address (unmapped or even non-canonical).
11 months ago
1
0
0
Made a quick script to compare `perf stat` results:
gist.github.com/tavianator/b...
11 months ago
0
1
0
Wrote up my experience finding (and fixing) a bug in Btrfs:
tavianator.com/2024/btrfs_b...
loading . . .
Bug hunting in Btrfs - tavianator.com
https://tavianator.com/2024/btrfs_bug.html
over 1 year ago
1
3
0
you reached the end!!
feeds!
log in